WiiU Gamepad Technical Documentation

This page is read only. You can view the source, but not change it. Ask your administrator if you think this is wrong.
====== Pinouts ======

Known pinouts for the various ICs and connectors on the Gamepad motherboard.

===== DRC-WUP =====

^ Ball ^ 1 ^ 2 ^ 3 ^ 4 ^ 5 ^ 6 ^ 7 ^ 8 ^ 9 ^ 10 ^ 11 ^ 12 ^ 13 ^ 14 ^
^ A | x | GND | 1v behind EM19 | GND behind EM20 | 2v7 behind EM14 | to Screen | to Screen | to Screen | to Screen | 2v7 behind EM14 | 1v behind EM12 | GND behind EM17 | | x |
^ B | x | GND | GND | | to Screen | to Screen | | to Screen | | to Screen | | 2v7 | 2v7 | x |
^ C | Cam VSync | GND | GND | GND | GND | GND | to Screen | | to Screen | | GND | 2v7 | 2v7 | Crystal |
^ D | Cam D6 | Cam D7 | | Cam D9 | | GND | GND | GND | | GND | GND | | to Screen | Crystal |
^ E | 2v7 | 2v7 | 1v | 1v | 1v | 1v | 1v | 1v | 1v | GND | | to 5GHz | | to 5GHz |
^ F | GND | GND | GND | | 2v7 | | 1v | 1v | 1v | 1v | GND | | to 5GHz | to 5GHz |
^ G | Cam Input CLK | | GND | Cam PCLK | 2v7 | 2v7 | 2v7 | 2v7 | 1v | 1v | GND | to 5GHz | | to 5GHz |
^ H | Cam D8 | Cam D2 | | Cam D4 | 2v7 | 2v7 | 2v7 | 2v7 | | 1v | 1v | 1v | 1v | 1v |
^ I | Cam HSync | | GND | | 2v7 | | 2v7 | 2v7 | 1v | 1v | to NFC | | GND | GND |
^ J | Cam D5 | Cam D3 | GND | GND | GND | GND | | 2v7 | 1v | 1v | | FLASH WP | | SPI MOSI |
^ K | 1v | | 2v7 | | I2S? U3 Pin 5 | GND | GND | 2v7 | 2v7 | | ? U13 Pin 8 | | FLASH CS | SPI MISO |
^ L | I2S? U3 Pin 8 | Cam FSync | 2v7 | I2S? U3 Pin 6 | | I2C SDA | | to NFC | 2v7 | 2v7 | 2v7 | 2v7 | 2v7 | SPI CLK |
^ M | 2v7 | 2v7 | 2v7 | | I2C SCL | | Sensor Bar EN | | to front IR | | to front IR | | x | x |
^ N | UART Boot | GND..? | I2S? U3 Pin 4 | I2S? U3 Pin 7 | 1v | Cam RST | Rumble EN | to NFC | to IR2? | to front IR | GND | SoC nRST | RX | TX |

===== Camera =====

^ Pin ^ Description ^
| 1   | AVDD (analog voltage) |
| 2   | AVDD |
| 3   | AGND (analog ground) |
| 4   | AGND |
| 5   | Reset |
| 6   | I2C - SCL |
| 7   | HREF (HSync output) |
| 8   | VSYNC (VSync output) |
| 9   | SFIN (frame sync input) |
| 10  | DATA8 |
| 11  | DATA3 |
| 12  | DGND and DOGND (digital ground) |
| 13  | DATA9 |
| 14  | DATA7 |
| 15  | DATA5 |
| 16  | DATA6 |
| 17  | DATA2 |
| 18  | DATA4 |
| 19  | PCLK (pixel clock output) |
| 20  | XVCLK1 (input clock) |
| 21  | I2C - SDA |
| 22  | PWDN (power down input) |
| 23  | DOVDD (digital voltage) |
| 24  | DOVDD |