pmic
Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| pmic [2025/01/14 12:05] – arisotura | pmic [2025/04/03 20:30] (current) – arisotura | ||
|---|---|---|---|
| Line 27: | Line 27: | ||
| | 17 | Ground | | | 17 | Ground | | ||
| | 18 | ?? | | | 18 | ?? | | ||
| - | | 19 | ?? | | + | | 19 | Vcc1 - 3.2V (UIC voltage?) | |
| - | | 20 | ?? | | + | | 20 | Vcc1 feedback |
| | 21 | ?? | | | 21 | ?? | | ||
| - | | 22 | ?? | | + | | 22 | Vcc2 feedback |
| - | | 23 | ?? | | + | | 23 | Vcc2 - 1.24V (SoC core voltage) |
| - | | 24 | ?? | | + | | 24 | Power button output - to UIC pin 64 | |
| - | | 25 | ?? | | + | | 25 | Power button |
| - | | 26 | ?? | | + | | 26 | CPU/etc active - to UIC pin 19 | |
| - | | 27 | ?? | | + | | 27 | UIC I2C - SDA | |
| - | | 28 | ?? | | + | | 28 | UIC I2C - SCL | |
| - | | 29 | ?? | | + | | 29 | Vcc3 - 2.8V output for peripherals (CPU, Flash, etc) | |
| | 30 | Ground | | | 30 | Ground | | ||
| - | | 31 | ?? | | + | | 31 | Vcc3 feedback |
| | 32 | ?? | | | 32 | ?? | | ||
| | 33 | ?? | | | 33 | ?? | | ||
| Line 48: | Line 48: | ||
| | 38 | ?? | | | 38 | ?? | | ||
| | 39 | ?? | | | 39 | ?? | | ||
| - | | 40 | ?? | | + | | 40 | System active? - to UIC pin 17, with 100k pull-up resistor |
| | 41 | ?? | | | 41 | ?? | | ||
| | 42 | Ground | | | 42 | Ground | | ||
| Line 83: | Line 83: | ||
| Which battery level is read out of registers 0x09/0x0A seems to depend on settings in register 0x07. | Which battery level is read out of registers 0x09/0x0A seems to depend on settings in register 0x07. | ||
| + | |||
| + | Writes to register 0x07 (and 0x08): | ||
| + | |||
| + | 90 06 - to turn on the CPU | ||
| + | |||
| + | D9 - to read current battery level | ||
| + | |||
| + | D0 - to read maximum battery level | ||
| + | |||
| + | D5 - ?? to read minimum battery level?? (unused) | ||
| + | |||
| + | 00 07 - to turn off the CPU | ||
| + | |||
| + | Seems register 0x0D is set to 0xA0 after turning the CPU on/off? | ||
| + | |||
| + | Bit 5 in register 0x07 is some sort of ready bit that is checked after changing register 0x07 and before reading battery levels. | ||
pmic.1736856302.txt.gz · Last modified: 2025/01/14 12:05 by arisotura
